Nanjing
Responsible for circuit design, simulation, and tape-out support for power ICs.
3+ years of analog IC design experience, proficient in Cadence, MS or above in EE.
Interested in this role? Send your resume to